
85
32117DS–AVR-01/12
AT32UC3C
Note:
1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same pro-
cess technology. These values are not covered by test limits in production.
Table 7-58.
Symbol
Parameter
Conditions
Min
Units
SDRAMC1
SDCKE high before SDCK rising edge
VVDD = 3.0V,
drive strength of the pads set to
the highest,
external capacitor = 40pF on
SDRAM pins
except 8 pF on SDCK pins
5.6
ns
SDRAMC
2
SDCKE low after SDCK rising edge
7.3
SDRAMC3
SDCKE low before SDCK rising edge
6.8
SDRAMC4
SDCKE high after SDCK rising edge
8.3
SDRAMC
5
SDCS low before SDCK rising edge
6.1
SDRAMC6
SDCS high after SDCK rising edge
8.4
SDRAMC7
RAS low before SDCK rising edge
7
SDRAMC
8
RAS high after SDCK rising edge
7.7
SDRAMC9
SDA10 change before SDCK rising edge
6.4
SDRAMC10
SDA10 change after SDCK rising edge
7.1
SDRAMC
11
Address change before SDCK rising edge
4.7
SDRAMC12
Address change after SDCK rising edge
4.4
SDRAMC13
Bank change before SDCK rising edge
6.2
SDRAMC
14
Bank change after SDCK rising edge
6.9
SDRAMC15
CAS low before SDCK rising edge
6.6
SDRAMC16
CAS high after SDCK rising edge
7.8
SDRAMC
17
DQM change before SDCK rising edge
6
SDRAMC18
DQM change after SDCK rising edge
6.7
SDRAMC
19
D0-D15 in setup before SDCK rising edge
6.4
SDRAMC
20
D0-D15 in hold after SDCK rising edge
0
SDRAMC23
SDWE low before SDCK rising edge
7
SDRAMC
24
SDWE high after SDCK rising edge
7.4
SDRAMC
25
D0-D15 Out valid before SDCK rising edge
5.2
SDRAMC26
D0-D15 Out valid after SDCK rising edge
5.6